A novel N-bit SAR implementation for All-Digital DLL circuits

Al Hussein A El-Shafie, S. E D Habib

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

A novel implementation of the N-bit Successive Approximation Register (SAR) Delay Locked Loop (DLL) is proposed with a significantly reduced hardware overhead relative to the conventional approach. The hardware overhead for the proposed 2-bit SAR scheme is only 25% of that for the conventional 2-bit SAR scheme. In this work, a complete All-Digital DLL (ADDLL) design implementing the proposed 2-bit scheme is developed. All design units are first described in Verilog, and then mapped to silicon using the IBM 0.13μm Artisan standard cell library. The proposed design has an active area of 0.009mm2 and can operate from 140MHz to 800MHz with a locking time of six input clock cycles only.

Original languageEnglish
Title of host publicationProceedings of the International Conference on Microelectronics, ICM
Pages427-430
Number of pages4
DOIs
Publication statusPublished - 2010
Externally publishedYes
Event2010 International Conference on Microelectronics, ICM'10 - Cairo
Duration: 19 Dec 201022 Dec 2010

Other

Other2010 International Conference on Microelectronics, ICM'10
CityCairo
Period19/12/1022/12/10

Fingerprint

Networks (circuits)
Hardware
Computer hardware description languages
Clocks
Silicon

Keywords

  • ADDLL
  • DLL
  • Fast-locking
  • N-bit successive approximation register (N-bit SAR)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

El-Shafie, A. H. A., & Habib, S. E. D. (2010). A novel N-bit SAR implementation for All-Digital DLL circuits. In Proceedings of the International Conference on Microelectronics, ICM (pp. 427-430). [5696179] https://doi.org/10.1109/ICM.2010.5696179

A novel N-bit SAR implementation for All-Digital DLL circuits. / El-Shafie, Al Hussein A; Habib, S. E D.

Proceedings of the International Conference on Microelectronics, ICM. 2010. p. 427-430 5696179.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

El-Shafie, AHA & Habib, SED 2010, A novel N-bit SAR implementation for All-Digital DLL circuits. in Proceedings of the International Conference on Microelectronics, ICM., 5696179, pp. 427-430, 2010 International Conference on Microelectronics, ICM'10, Cairo, 19/12/10. https://doi.org/10.1109/ICM.2010.5696179
El-Shafie AHA, Habib SED. A novel N-bit SAR implementation for All-Digital DLL circuits. In Proceedings of the International Conference on Microelectronics, ICM. 2010. p. 427-430. 5696179 https://doi.org/10.1109/ICM.2010.5696179
El-Shafie, Al Hussein A ; Habib, S. E D. / A novel N-bit SAR implementation for All-Digital DLL circuits. Proceedings of the International Conference on Microelectronics, ICM. 2010. pp. 427-430
@inproceedings{eaf65cf5975540fea085e6ef74d18ff2,
title = "A novel N-bit SAR implementation for All-Digital DLL circuits",
abstract = "A novel implementation of the N-bit Successive Approximation Register (SAR) Delay Locked Loop (DLL) is proposed with a significantly reduced hardware overhead relative to the conventional approach. The hardware overhead for the proposed 2-bit SAR scheme is only 25{\%} of that for the conventional 2-bit SAR scheme. In this work, a complete All-Digital DLL (ADDLL) design implementing the proposed 2-bit scheme is developed. All design units are first described in Verilog, and then mapped to silicon using the IBM 0.13μm Artisan standard cell library. The proposed design has an active area of 0.009mm2 and can operate from 140MHz to 800MHz with a locking time of six input clock cycles only.",
keywords = "ADDLL, DLL, Fast-locking, N-bit successive approximation register (N-bit SAR)",
author = "El-Shafie, {Al Hussein A} and Habib, {S. E D}",
year = "2010",
doi = "10.1109/ICM.2010.5696179",
language = "English",
isbn = "9781612841519",
pages = "427--430",
booktitle = "Proceedings of the International Conference on Microelectronics, ICM",

}

TY - GEN

T1 - A novel N-bit SAR implementation for All-Digital DLL circuits

AU - El-Shafie, Al Hussein A

AU - Habib, S. E D

PY - 2010

Y1 - 2010

N2 - A novel implementation of the N-bit Successive Approximation Register (SAR) Delay Locked Loop (DLL) is proposed with a significantly reduced hardware overhead relative to the conventional approach. The hardware overhead for the proposed 2-bit SAR scheme is only 25% of that for the conventional 2-bit SAR scheme. In this work, a complete All-Digital DLL (ADDLL) design implementing the proposed 2-bit scheme is developed. All design units are first described in Verilog, and then mapped to silicon using the IBM 0.13μm Artisan standard cell library. The proposed design has an active area of 0.009mm2 and can operate from 140MHz to 800MHz with a locking time of six input clock cycles only.

AB - A novel implementation of the N-bit Successive Approximation Register (SAR) Delay Locked Loop (DLL) is proposed with a significantly reduced hardware overhead relative to the conventional approach. The hardware overhead for the proposed 2-bit SAR scheme is only 25% of that for the conventional 2-bit SAR scheme. In this work, a complete All-Digital DLL (ADDLL) design implementing the proposed 2-bit scheme is developed. All design units are first described in Verilog, and then mapped to silicon using the IBM 0.13μm Artisan standard cell library. The proposed design has an active area of 0.009mm2 and can operate from 140MHz to 800MHz with a locking time of six input clock cycles only.

KW - ADDLL

KW - DLL

KW - Fast-locking

KW - N-bit successive approximation register (N-bit SAR)

UR - http://www.scopus.com/inward/record.url?scp=79951690501&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79951690501&partnerID=8YFLogxK

U2 - 10.1109/ICM.2010.5696179

DO - 10.1109/ICM.2010.5696179

M3 - Conference contribution

SN - 9781612841519

SP - 427

EP - 430

BT - Proceedings of the International Conference on Microelectronics, ICM

ER -