A new approach of an error detecting and correcting circuit by arithmetic logic blocks

Research output: Contribution to journalArticle

Abstract

—This paper proposes a unique method of an error detection and correction (EDAC) circuit, carried out using arithmetic logic blocks. The modified logic blocks circuit and its auxiliary components are designed with Boolean and block reduction technique, which reduced one logic gate per block. The reduced logic circuits were simulated and designed using MATLAB Simulink, DSCH 2 CAD, and Microwind CAD tools. The modified, 2:1 multiplexer, demultiplexer, comparator, 1-bit adder, ALU, and error correction and detection circuit were simulated using MATLAB and Microwind. The EDAC circuit operates at a speed of 454.676 MHz and a slew rate of -2.00 which indicates excellence in high speed and low-area.

Original languageEnglish
Pages (from-to)319-327
Number of pages9
JournalInternational Journal of Electronics and Telecommunications
Volume65
Issue number2
DOIs
Publication statusPublished - 1 Jan 2019

Fingerprint

Error detection
Error correction
Networks (circuits)
MATLAB
Computer aided design
Logic gates
Logic circuits
Adders

Keywords

  • ALU
  • Block reduction
  • Power
  • Slew rate
  • Speed
  • —EDAC

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

@article{4aafa0dc1e3548b69ffff266f324ff62,
title = "A new approach of an error detecting and correcting circuit by arithmetic logic blocks",
abstract = "—This paper proposes a unique method of an error detection and correction (EDAC) circuit, carried out using arithmetic logic blocks. The modified logic blocks circuit and its auxiliary components are designed with Boolean and block reduction technique, which reduced one logic gate per block. The reduced logic circuits were simulated and designed using MATLAB Simulink, DSCH 2 CAD, and Microwind CAD tools. The modified, 2:1 multiplexer, demultiplexer, comparator, 1-bit adder, ALU, and error correction and detection circuit were simulated using MATLAB and Microwind. The EDAC circuit operates at a speed of 454.676 MHz and a slew rate of -2.00 which indicates excellence in high speed and low-area.",
keywords = "ALU, Block reduction, Power, Slew rate, Speed, —EDAC",
author = "S. Kavitha and Hashim, {Fazida Hanim} and Noorfazila Kamal",
year = "2019",
month = "1",
day = "1",
doi = "10.24425/ijet.2019.126316",
language = "English",
volume = "65",
pages = "319--327",
journal = "International Journal of Electronics and Telecommunications",
issn = "2081-8491",
publisher = "De Gruyter Open Ltd.",
number = "2",

}

TY - JOUR

T1 - A new approach of an error detecting and correcting circuit by arithmetic logic blocks

AU - Kavitha, S.

AU - Hashim, Fazida Hanim

AU - Kamal, Noorfazila

PY - 2019/1/1

Y1 - 2019/1/1

N2 - —This paper proposes a unique method of an error detection and correction (EDAC) circuit, carried out using arithmetic logic blocks. The modified logic blocks circuit and its auxiliary components are designed with Boolean and block reduction technique, which reduced one logic gate per block. The reduced logic circuits were simulated and designed using MATLAB Simulink, DSCH 2 CAD, and Microwind CAD tools. The modified, 2:1 multiplexer, demultiplexer, comparator, 1-bit adder, ALU, and error correction and detection circuit were simulated using MATLAB and Microwind. The EDAC circuit operates at a speed of 454.676 MHz and a slew rate of -2.00 which indicates excellence in high speed and low-area.

AB - —This paper proposes a unique method of an error detection and correction (EDAC) circuit, carried out using arithmetic logic blocks. The modified logic blocks circuit and its auxiliary components are designed with Boolean and block reduction technique, which reduced one logic gate per block. The reduced logic circuits were simulated and designed using MATLAB Simulink, DSCH 2 CAD, and Microwind CAD tools. The modified, 2:1 multiplexer, demultiplexer, comparator, 1-bit adder, ALU, and error correction and detection circuit were simulated using MATLAB and Microwind. The EDAC circuit operates at a speed of 454.676 MHz and a slew rate of -2.00 which indicates excellence in high speed and low-area.

KW - ALU

KW - Block reduction

KW - Power

KW - Slew rate

KW - Speed

KW - —EDAC

UR - http://www.scopus.com/inward/record.url?scp=85067235696&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85067235696&partnerID=8YFLogxK

U2 - 10.24425/ijet.2019.126316

DO - 10.24425/ijet.2019.126316

M3 - Article

AN - SCOPUS:85067235696

VL - 65

SP - 319

EP - 327

JO - International Journal of Electronics and Telecommunications

JF - International Journal of Electronics and Telecommunications

SN - 2081-8491

IS - 2

ER -