A low power 0.18-μm CMOS phase frequency detector for high speed PLL

K. N. Minhad, Md. Mamun Ibne Reaz, J. Jalil

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

This paper presents a modified high speed CMOS dynamic phase frequency detector (PFD) for high frequency phase-locked loop (PLL). Design miniaturizations in downscaling CMOS process lead to circuit malfunction due to intrinsic effects and many other reasons. To ensure main characteristics of the PFD are preserved, the proposed dynamic PFD uses 18 transistors operated with 1.2 V power supply. The performance of the design is focused on power supply, power dissipation, wide input frequency range, dead zone size and active layout area. The circuit is designed in 0.18 μm CMOS process using Mentor Graphics environment. In this paper, the dynamic PFD dissipates 59 pW of total power when reference input frequency clock operates at 50 MHz and feedback input frequency clock operates up to 4 GHz. The dead zone has been eliminated. The simulation results show that the circuit offered an alternative for any high speed and low power PLL applications.

Original languageEnglish
Pages (from-to)29-34
Number of pages6
JournalElektronika ir Elektrotechnika
Volume20
Issue number9
DOIs
Publication statusPublished - 2014

Fingerprint

Phase locked loops
Detectors
Networks (circuits)
Clocks
Energy dissipation
Transistors
Feedback

Keywords

  • Dead zone
  • Low power
  • PFD
  • PLL

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A low power 0.18-μm CMOS phase frequency detector for high speed PLL. / Minhad, K. N.; Ibne Reaz, Md. Mamun; Jalil, J.

In: Elektronika ir Elektrotechnika, Vol. 20, No. 9, 2014, p. 29-34.

Research output: Contribution to journalArticle

@article{789ab0f43e95451b90972c9b30de7395,
title = "A low power 0.18-μm CMOS phase frequency detector for high speed PLL",
abstract = "This paper presents a modified high speed CMOS dynamic phase frequency detector (PFD) for high frequency phase-locked loop (PLL). Design miniaturizations in downscaling CMOS process lead to circuit malfunction due to intrinsic effects and many other reasons. To ensure main characteristics of the PFD are preserved, the proposed dynamic PFD uses 18 transistors operated with 1.2 V power supply. The performance of the design is focused on power supply, power dissipation, wide input frequency range, dead zone size and active layout area. The circuit is designed in 0.18 μm CMOS process using Mentor Graphics environment. In this paper, the dynamic PFD dissipates 59 pW of total power when reference input frequency clock operates at 50 MHz and feedback input frequency clock operates up to 4 GHz. The dead zone has been eliminated. The simulation results show that the circuit offered an alternative for any high speed and low power PLL applications.",
keywords = "Dead zone, Low power, PFD, PLL",
author = "Minhad, {K. N.} and {Ibne Reaz}, {Md. Mamun} and J. Jalil",
year = "2014",
doi = "10.5755/j01.eee.20.9.5312",
language = "English",
volume = "20",
pages = "29--34",
journal = "Elektronika ir Elektrotechnika",
issn = "1392-1215",
publisher = "Kauno Technologijos Universitetas",
number = "9",

}

TY - JOUR

T1 - A low power 0.18-μm CMOS phase frequency detector for high speed PLL

AU - Minhad, K. N.

AU - Ibne Reaz, Md. Mamun

AU - Jalil, J.

PY - 2014

Y1 - 2014

N2 - This paper presents a modified high speed CMOS dynamic phase frequency detector (PFD) for high frequency phase-locked loop (PLL). Design miniaturizations in downscaling CMOS process lead to circuit malfunction due to intrinsic effects and many other reasons. To ensure main characteristics of the PFD are preserved, the proposed dynamic PFD uses 18 transistors operated with 1.2 V power supply. The performance of the design is focused on power supply, power dissipation, wide input frequency range, dead zone size and active layout area. The circuit is designed in 0.18 μm CMOS process using Mentor Graphics environment. In this paper, the dynamic PFD dissipates 59 pW of total power when reference input frequency clock operates at 50 MHz and feedback input frequency clock operates up to 4 GHz. The dead zone has been eliminated. The simulation results show that the circuit offered an alternative for any high speed and low power PLL applications.

AB - This paper presents a modified high speed CMOS dynamic phase frequency detector (PFD) for high frequency phase-locked loop (PLL). Design miniaturizations in downscaling CMOS process lead to circuit malfunction due to intrinsic effects and many other reasons. To ensure main characteristics of the PFD are preserved, the proposed dynamic PFD uses 18 transistors operated with 1.2 V power supply. The performance of the design is focused on power supply, power dissipation, wide input frequency range, dead zone size and active layout area. The circuit is designed in 0.18 μm CMOS process using Mentor Graphics environment. In this paper, the dynamic PFD dissipates 59 pW of total power when reference input frequency clock operates at 50 MHz and feedback input frequency clock operates up to 4 GHz. The dead zone has been eliminated. The simulation results show that the circuit offered an alternative for any high speed and low power PLL applications.

KW - Dead zone

KW - Low power

KW - PFD

KW - PLL

UR - http://www.scopus.com/inward/record.url?scp=84911414306&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84911414306&partnerID=8YFLogxK

U2 - 10.5755/j01.eee.20.9.5312

DO - 10.5755/j01.eee.20.9.5312

M3 - Article

VL - 20

SP - 29

EP - 34

JO - Elektronika ir Elektrotechnika

JF - Elektronika ir Elektrotechnika

SN - 1392-1215

IS - 9

ER -