A hybrid equivalent-layer model for analysis of solder joint reliability of ultra-fine pitch packages

B. Zhao, A. A O Tay, T Prakash G. Thamburaja

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Within the next three years, it is likely that the interconnection pitch of the advanced flip chip will come down to 100 micron. In order to study the solder joint reliability more efficiently, a slim sector model has been developed to handle the large number of interconnects involved [1]. The number of nodes and elements of the slim sector model is much lesser than that of the traditional one-eighth model. In order to save the efforts in the preprocessing, a hybrid slim sector model was developed. The intermediate layer between chip and substrate was homogenized in terms of mechanical properties, with the application of representative volume element (RVE) and homogenisation method. This paper presents a hybrid equivalent layer model for analysis of solder joint reliability of ultra-fine pitch package. The intermediate layer between chip and substrate is treated as a continuum layer since the solder joints are distributed evenly. The effective mechanical properties of the equivalent continuum layer are evaluated using a 3-D representative volume element (RVE) based on continuum mechanics and a numerical homogenization method. Formulae to extract the effective material constants are derived using elasticity theory. An energy-based method is developed to obtain the effective plasticity. Temperature-dependent mechanical properties are taken into account. A general creep model was also developed to describe both the transient creep and secondary steady state creep. Thermal reliability analysis of a 4×4mm 2 flip chip package was carried out using the continuum layer with effective mechanical properties and heterogeneous structure. Numerical results show that the difference of displacement is 3-5%.

Original languageEnglish
Title of host publicationProceedings of the Electronic Packaging Technology Conference, EPTC
Pages220-226
Number of pages7
DOIs
Publication statusPublished - 2006
Externally publishedYes
Event2006 8th Electronics Packaging Technology Conference, EPTC -
Duration: 6 Dec 20068 Dec 2006

Other

Other2006 8th Electronics Packaging Technology Conference, EPTC
Period6/12/068/12/06

Fingerprint

Soldering alloys
Homogenization method
Mechanical properties
Creep
Continuum mechanics
Substrates
Reliability analysis
Plasticity
Elasticity
Temperature

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Zhao, B., Tay, A. A. O., & G. Thamburaja, T. P. (2006). A hybrid equivalent-layer model for analysis of solder joint reliability of ultra-fine pitch packages. In Proceedings of the Electronic Packaging Technology Conference, EPTC (pp. 220-226). [4147248] https://doi.org/10.1109/EPTC.2006.342719

A hybrid equivalent-layer model for analysis of solder joint reliability of ultra-fine pitch packages. / Zhao, B.; Tay, A. A O; G. Thamburaja, T Prakash.

Proceedings of the Electronic Packaging Technology Conference, EPTC. 2006. p. 220-226 4147248.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhao, B, Tay, AAO & G. Thamburaja, TP 2006, A hybrid equivalent-layer model for analysis of solder joint reliability of ultra-fine pitch packages. in Proceedings of the Electronic Packaging Technology Conference, EPTC., 4147248, pp. 220-226, 2006 8th Electronics Packaging Technology Conference, EPTC, 6/12/06. https://doi.org/10.1109/EPTC.2006.342719
Zhao B, Tay AAO, G. Thamburaja TP. A hybrid equivalent-layer model for analysis of solder joint reliability of ultra-fine pitch packages. In Proceedings of the Electronic Packaging Technology Conference, EPTC. 2006. p. 220-226. 4147248 https://doi.org/10.1109/EPTC.2006.342719
Zhao, B. ; Tay, A. A O ; G. Thamburaja, T Prakash. / A hybrid equivalent-layer model for analysis of solder joint reliability of ultra-fine pitch packages. Proceedings of the Electronic Packaging Technology Conference, EPTC. 2006. pp. 220-226
@inproceedings{d009ad032981413f865964d23ce5b1ab,
title = "A hybrid equivalent-layer model for analysis of solder joint reliability of ultra-fine pitch packages",
abstract = "Within the next three years, it is likely that the interconnection pitch of the advanced flip chip will come down to 100 micron. In order to study the solder joint reliability more efficiently, a slim sector model has been developed to handle the large number of interconnects involved [1]. The number of nodes and elements of the slim sector model is much lesser than that of the traditional one-eighth model. In order to save the efforts in the preprocessing, a hybrid slim sector model was developed. The intermediate layer between chip and substrate was homogenized in terms of mechanical properties, with the application of representative volume element (RVE) and homogenisation method. This paper presents a hybrid equivalent layer model for analysis of solder joint reliability of ultra-fine pitch package. The intermediate layer between chip and substrate is treated as a continuum layer since the solder joints are distributed evenly. The effective mechanical properties of the equivalent continuum layer are evaluated using a 3-D representative volume element (RVE) based on continuum mechanics and a numerical homogenization method. Formulae to extract the effective material constants are derived using elasticity theory. An energy-based method is developed to obtain the effective plasticity. Temperature-dependent mechanical properties are taken into account. A general creep model was also developed to describe both the transient creep and secondary steady state creep. Thermal reliability analysis of a 4×4mm 2 flip chip package was carried out using the continuum layer with effective mechanical properties and heterogeneous structure. Numerical results show that the difference of displacement is 3-5{\%}.",
author = "B. Zhao and Tay, {A. A O} and {G. Thamburaja}, {T Prakash}",
year = "2006",
doi = "10.1109/EPTC.2006.342719",
language = "English",
isbn = "142440665X",
pages = "220--226",
booktitle = "Proceedings of the Electronic Packaging Technology Conference, EPTC",

}

TY - GEN

T1 - A hybrid equivalent-layer model for analysis of solder joint reliability of ultra-fine pitch packages

AU - Zhao, B.

AU - Tay, A. A O

AU - G. Thamburaja, T Prakash

PY - 2006

Y1 - 2006

N2 - Within the next three years, it is likely that the interconnection pitch of the advanced flip chip will come down to 100 micron. In order to study the solder joint reliability more efficiently, a slim sector model has been developed to handle the large number of interconnects involved [1]. The number of nodes and elements of the slim sector model is much lesser than that of the traditional one-eighth model. In order to save the efforts in the preprocessing, a hybrid slim sector model was developed. The intermediate layer between chip and substrate was homogenized in terms of mechanical properties, with the application of representative volume element (RVE) and homogenisation method. This paper presents a hybrid equivalent layer model for analysis of solder joint reliability of ultra-fine pitch package. The intermediate layer between chip and substrate is treated as a continuum layer since the solder joints are distributed evenly. The effective mechanical properties of the equivalent continuum layer are evaluated using a 3-D representative volume element (RVE) based on continuum mechanics and a numerical homogenization method. Formulae to extract the effective material constants are derived using elasticity theory. An energy-based method is developed to obtain the effective plasticity. Temperature-dependent mechanical properties are taken into account. A general creep model was also developed to describe both the transient creep and secondary steady state creep. Thermal reliability analysis of a 4×4mm 2 flip chip package was carried out using the continuum layer with effective mechanical properties and heterogeneous structure. Numerical results show that the difference of displacement is 3-5%.

AB - Within the next three years, it is likely that the interconnection pitch of the advanced flip chip will come down to 100 micron. In order to study the solder joint reliability more efficiently, a slim sector model has been developed to handle the large number of interconnects involved [1]. The number of nodes and elements of the slim sector model is much lesser than that of the traditional one-eighth model. In order to save the efforts in the preprocessing, a hybrid slim sector model was developed. The intermediate layer between chip and substrate was homogenized in terms of mechanical properties, with the application of representative volume element (RVE) and homogenisation method. This paper presents a hybrid equivalent layer model for analysis of solder joint reliability of ultra-fine pitch package. The intermediate layer between chip and substrate is treated as a continuum layer since the solder joints are distributed evenly. The effective mechanical properties of the equivalent continuum layer are evaluated using a 3-D representative volume element (RVE) based on continuum mechanics and a numerical homogenization method. Formulae to extract the effective material constants are derived using elasticity theory. An energy-based method is developed to obtain the effective plasticity. Temperature-dependent mechanical properties are taken into account. A general creep model was also developed to describe both the transient creep and secondary steady state creep. Thermal reliability analysis of a 4×4mm 2 flip chip package was carried out using the continuum layer with effective mechanical properties and heterogeneous structure. Numerical results show that the difference of displacement is 3-5%.

UR - http://www.scopus.com/inward/record.url?scp=50249134997&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=50249134997&partnerID=8YFLogxK

U2 - 10.1109/EPTC.2006.342719

DO - 10.1109/EPTC.2006.342719

M3 - Conference contribution

SN - 142440665X

SN - 9781424406654

SP - 220

EP - 226

BT - Proceedings of the Electronic Packaging Technology Conference, EPTC

ER -