A high speed and low power voltage controlled ring oscillator for phase locked loop circuits

A. A. Alsharef, M. J Taghizadeh Marvast, M. A Mohd Ali, Hilmi Sanusi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

This paper presents the design of a high speed and low power voltage controlled ring oscillator. The proposed design is suitable for phase locked loop circuits. The ring oscillator operates at 5GHz and designed by 0.13 m CMOS technology. Seven stages of inverters are built to construct the oscillator, forming 126 bit vectors. The frequency is controlled by a tri-state gate inverter, and the first inverter is exchanged by a NAND-gate to drive the oscillator to idle mode. The optimization design and layout are done using L-EDIT software to make the oscillator as small as possible. In addition, H-spice and L-EDIT tools are used in the analysis and simulation to verify the predicted performance. The optimized ring oscillator is then compared with the previous design done by other researchers. It reveals that the ring oscillator is able to operate with 2V supply, occupying an area of about 0.42 1.29 mm 2 and consuming around 50.85 mW.

Original languageEnglish
Title of host publication2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts
Pages132-134
Number of pages3
DOIs
Publication statusPublished - 2011
Event2011 IEEE Regional Symposium on Micro and Nano Electronics, RSM 2011 - Kota Kinabalu, Sabah
Duration: 28 Sep 201130 Sep 2011

Other

Other2011 IEEE Regional Symposium on Micro and Nano Electronics, RSM 2011
CityKota Kinabalu, Sabah
Period28/9/1130/9/11

Fingerprint

Phase locked loops
Networks (circuits)
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Alsharef, A. A., Marvast, M. J. T., Ali, M. A. M., & Sanusi, H. (2011). A high speed and low power voltage controlled ring oscillator for phase locked loop circuits. In 2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts (pp. 132-134). [6088308] https://doi.org/10.1109/RSM.2011.6088308

A high speed and low power voltage controlled ring oscillator for phase locked loop circuits. / Alsharef, A. A.; Marvast, M. J Taghizadeh; Ali, M. A Mohd; Sanusi, Hilmi.

2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts. 2011. p. 132-134 6088308.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Alsharef, AA, Marvast, MJT, Ali, MAM & Sanusi, H 2011, A high speed and low power voltage controlled ring oscillator for phase locked loop circuits. in 2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts., 6088308, pp. 132-134, 2011 IEEE Regional Symposium on Micro and Nano Electronics, RSM 2011, Kota Kinabalu, Sabah, 28/9/11. https://doi.org/10.1109/RSM.2011.6088308
Alsharef AA, Marvast MJT, Ali MAM, Sanusi H. A high speed and low power voltage controlled ring oscillator for phase locked loop circuits. In 2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts. 2011. p. 132-134. 6088308 https://doi.org/10.1109/RSM.2011.6088308
Alsharef, A. A. ; Marvast, M. J Taghizadeh ; Ali, M. A Mohd ; Sanusi, Hilmi. / A high speed and low power voltage controlled ring oscillator for phase locked loop circuits. 2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts. 2011. pp. 132-134
@inproceedings{b991d64d9c524faca34a6877a13fe538,
title = "A high speed and low power voltage controlled ring oscillator for phase locked loop circuits",
abstract = "This paper presents the design of a high speed and low power voltage controlled ring oscillator. The proposed design is suitable for phase locked loop circuits. The ring oscillator operates at 5GHz and designed by 0.13 m CMOS technology. Seven stages of inverters are built to construct the oscillator, forming 126 bit vectors. The frequency is controlled by a tri-state gate inverter, and the first inverter is exchanged by a NAND-gate to drive the oscillator to idle mode. The optimization design and layout are done using L-EDIT software to make the oscillator as small as possible. In addition, H-spice and L-EDIT tools are used in the analysis and simulation to verify the predicted performance. The optimized ring oscillator is then compared with the previous design done by other researchers. It reveals that the ring oscillator is able to operate with 2V supply, occupying an area of about 0.42 1.29 mm 2 and consuming around 50.85 mW.",
author = "Alsharef, {A. A.} and Marvast, {M. J Taghizadeh} and Ali, {M. A Mohd} and Hilmi Sanusi",
year = "2011",
doi = "10.1109/RSM.2011.6088308",
language = "English",
isbn = "9781612848464",
pages = "132--134",
booktitle = "2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts",

}

TY - GEN

T1 - A high speed and low power voltage controlled ring oscillator for phase locked loop circuits

AU - Alsharef, A. A.

AU - Marvast, M. J Taghizadeh

AU - Ali, M. A Mohd

AU - Sanusi, Hilmi

PY - 2011

Y1 - 2011

N2 - This paper presents the design of a high speed and low power voltage controlled ring oscillator. The proposed design is suitable for phase locked loop circuits. The ring oscillator operates at 5GHz and designed by 0.13 m CMOS technology. Seven stages of inverters are built to construct the oscillator, forming 126 bit vectors. The frequency is controlled by a tri-state gate inverter, and the first inverter is exchanged by a NAND-gate to drive the oscillator to idle mode. The optimization design and layout are done using L-EDIT software to make the oscillator as small as possible. In addition, H-spice and L-EDIT tools are used in the analysis and simulation to verify the predicted performance. The optimized ring oscillator is then compared with the previous design done by other researchers. It reveals that the ring oscillator is able to operate with 2V supply, occupying an area of about 0.42 1.29 mm 2 and consuming around 50.85 mW.

AB - This paper presents the design of a high speed and low power voltage controlled ring oscillator. The proposed design is suitable for phase locked loop circuits. The ring oscillator operates at 5GHz and designed by 0.13 m CMOS technology. Seven stages of inverters are built to construct the oscillator, forming 126 bit vectors. The frequency is controlled by a tri-state gate inverter, and the first inverter is exchanged by a NAND-gate to drive the oscillator to idle mode. The optimization design and layout are done using L-EDIT software to make the oscillator as small as possible. In addition, H-spice and L-EDIT tools are used in the analysis and simulation to verify the predicted performance. The optimized ring oscillator is then compared with the previous design done by other researchers. It reveals that the ring oscillator is able to operate with 2V supply, occupying an area of about 0.42 1.29 mm 2 and consuming around 50.85 mW.

UR - http://www.scopus.com/inward/record.url?scp=83755228717&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=83755228717&partnerID=8YFLogxK

U2 - 10.1109/RSM.2011.6088308

DO - 10.1109/RSM.2011.6088308

M3 - Conference contribution

SN - 9781612848464

SP - 132

EP - 134

BT - 2011 IEEE Regional Symposium on Micro and Nanoelectronics, RSM 2011 - Programme and Abstracts

ER -