A fully integrated high IP1dB CMOS SPDT switch using stacked transistors for 2.4 GHz TDD transceiver applications

Paul Schmiedeke, Mohammad Arif Sobhan Bhuiyan, Md. Mamun Ibne Reaz, Tae Gyu Chang, Maria Liz Crespo, Andres Cicuttin

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

A transmit/receive (T/R) switch is an essential module of every modern time division duplex (TDD) transceiver circuit. A T/R switch with high power handling capacity in CMOS process is difficult to design due to capacitive coupling of radio frequency signals to the substrate. This paper proposes a single-pole-double-throw (SPDT) T/R switch designed in a standard Silterra 130 nm CMOS process for high-power applications like RFID readers. The results reveal that, in 2.4 GHz ISM band, the proposed switch exhibits a very high input P1dB of 39 dBm with insertion loss of only 0.34 dB and isolation of 40 dB in transmit mode but 1.08 dB insertion loss and 30 dB isolation in receive mode. Stacked thick-oxide triple-well transistors, resistive body floating and negative control voltages are used to achieve such lucrative performance. Moreover, the chip size of the designed switch is only 0.034 mm2 as bulky inductors and capacitors are avoided. The Monte-Carlo and corner analyses confirm that the performance of the switch is also quite stable and reliable.

Original languageEnglish
Article number94
JournalSadhana - Academy Proceedings in Engineering Sciences
Volume43
Issue number6
DOIs
Publication statusPublished - 1 Jun 2018

Fingerprint

Transceivers
Poles
Transistors
Switches
Insertion losses
Radio frequency identification (RFID)
Voltage control
Capacitors
Oxides
Networks (circuits)
Substrates

Keywords

  • CMOS
  • ISM band
  • SPDT
  • T/R switch
  • transceiver

ASJC Scopus subject areas

  • General

Cite this

A fully integrated high IP1dB CMOS SPDT switch using stacked transistors for 2.4 GHz TDD transceiver applications. / Schmiedeke, Paul; Bhuiyan, Mohammad Arif Sobhan; Ibne Reaz, Md. Mamun; Chang, Tae Gyu; Crespo, Maria Liz; Cicuttin, Andres.

In: Sadhana - Academy Proceedings in Engineering Sciences, Vol. 43, No. 6, 94, 01.06.2018.

Research output: Contribution to journalArticle

Schmiedeke, Paul ; Bhuiyan, Mohammad Arif Sobhan ; Ibne Reaz, Md. Mamun ; Chang, Tae Gyu ; Crespo, Maria Liz ; Cicuttin, Andres. / A fully integrated high IP1dB CMOS SPDT switch using stacked transistors for 2.4 GHz TDD transceiver applications. In: Sadhana - Academy Proceedings in Engineering Sciences. 2018 ; Vol. 43, No. 6.
@article{39104a3c05724cf4b3651d76695f2cf2,
title = "A fully integrated high IP1dB CMOS SPDT switch using stacked transistors for 2.4 GHz TDD transceiver applications",
abstract = "A transmit/receive (T/R) switch is an essential module of every modern time division duplex (TDD) transceiver circuit. A T/R switch with high power handling capacity in CMOS process is difficult to design due to capacitive coupling of radio frequency signals to the substrate. This paper proposes a single-pole-double-throw (SPDT) T/R switch designed in a standard Silterra 130 nm CMOS process for high-power applications like RFID readers. The results reveal that, in 2.4 GHz ISM band, the proposed switch exhibits a very high input P1dB of 39 dBm with insertion loss of only 0.34 dB and isolation of 40 dB in transmit mode but 1.08 dB insertion loss and 30 dB isolation in receive mode. Stacked thick-oxide triple-well transistors, resistive body floating and negative control voltages are used to achieve such lucrative performance. Moreover, the chip size of the designed switch is only 0.034 mm2 as bulky inductors and capacitors are avoided. The Monte-Carlo and corner analyses confirm that the performance of the switch is also quite stable and reliable.",
keywords = "CMOS, ISM band, SPDT, T/R switch, transceiver",
author = "Paul Schmiedeke and Bhuiyan, {Mohammad Arif Sobhan} and {Ibne Reaz}, {Md. Mamun} and Chang, {Tae Gyu} and Crespo, {Maria Liz} and Andres Cicuttin",
year = "2018",
month = "6",
day = "1",
doi = "10.1007/s12046-018-0913-z",
language = "English",
volume = "43",
journal = "Sadhana - Academy Proceedings in Engineering Sciences",
issn = "0256-2499",
publisher = "Springer India",
number = "6",

}

TY - JOUR

T1 - A fully integrated high IP1dB CMOS SPDT switch using stacked transistors for 2.4 GHz TDD transceiver applications

AU - Schmiedeke, Paul

AU - Bhuiyan, Mohammad Arif Sobhan

AU - Ibne Reaz, Md. Mamun

AU - Chang, Tae Gyu

AU - Crespo, Maria Liz

AU - Cicuttin, Andres

PY - 2018/6/1

Y1 - 2018/6/1

N2 - A transmit/receive (T/R) switch is an essential module of every modern time division duplex (TDD) transceiver circuit. A T/R switch with high power handling capacity in CMOS process is difficult to design due to capacitive coupling of radio frequency signals to the substrate. This paper proposes a single-pole-double-throw (SPDT) T/R switch designed in a standard Silterra 130 nm CMOS process for high-power applications like RFID readers. The results reveal that, in 2.4 GHz ISM band, the proposed switch exhibits a very high input P1dB of 39 dBm with insertion loss of only 0.34 dB and isolation of 40 dB in transmit mode but 1.08 dB insertion loss and 30 dB isolation in receive mode. Stacked thick-oxide triple-well transistors, resistive body floating and negative control voltages are used to achieve such lucrative performance. Moreover, the chip size of the designed switch is only 0.034 mm2 as bulky inductors and capacitors are avoided. The Monte-Carlo and corner analyses confirm that the performance of the switch is also quite stable and reliable.

AB - A transmit/receive (T/R) switch is an essential module of every modern time division duplex (TDD) transceiver circuit. A T/R switch with high power handling capacity in CMOS process is difficult to design due to capacitive coupling of radio frequency signals to the substrate. This paper proposes a single-pole-double-throw (SPDT) T/R switch designed in a standard Silterra 130 nm CMOS process for high-power applications like RFID readers. The results reveal that, in 2.4 GHz ISM band, the proposed switch exhibits a very high input P1dB of 39 dBm with insertion loss of only 0.34 dB and isolation of 40 dB in transmit mode but 1.08 dB insertion loss and 30 dB isolation in receive mode. Stacked thick-oxide triple-well transistors, resistive body floating and negative control voltages are used to achieve such lucrative performance. Moreover, the chip size of the designed switch is only 0.034 mm2 as bulky inductors and capacitors are avoided. The Monte-Carlo and corner analyses confirm that the performance of the switch is also quite stable and reliable.

KW - CMOS

KW - ISM band

KW - SPDT

KW - T/R switch

KW - transceiver

UR - http://www.scopus.com/inward/record.url?scp=85048281918&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85048281918&partnerID=8YFLogxK

U2 - 10.1007/s12046-018-0913-z

DO - 10.1007/s12046-018-0913-z

M3 - Article

AN - SCOPUS:85048281918

VL - 43

JO - Sadhana - Academy Proceedings in Engineering Sciences

JF - Sadhana - Academy Proceedings in Engineering Sciences

SN - 0256-2499

IS - 6

M1 - 94

ER -