A fast seed selection technique for cost effective hybrid pattern generation

Syed Zahidul Islam, Mohd Alauddin Mohd Ali

    Research output: Contribution to journalArticle

    3 Citations (Scopus)

    Abstract

    In this paper, a fast seed selection implementation procedure for LFSR based pseudo-random pattern generation in hybrid technique is described. This selection technique reduced the pseudo-random patterns to detect most of the easy-to-detectfaults. The stored patterns are then used to detect remaining hard-to-detect faults. Fast cost calculation methodology is used to determine the optimum ratio of pseudo-random and stored patterns in the hybrid technique. This process is able to execute fast 100% fault detection with minimum test time for both VLSI chip and system-on-chip (SoC) testing. The fault simulation results using pseudo-random patterns with the fast seed selection technique showed significant number of test patterns reduction (>50%) compared to reseeding technique. The stored patterns also detected the rest of the hard-to-detect faults with reduced number of patterns (<100). Fault simulation experiments both on pseudo-random and stored patterns in the hybrid technique also showed on the average better results than previous works (pseudo-random >40% and deterministic >20%).

    Original languageEnglish
    Pages (from-to)147-158
    Number of pages12
    JournalAustralian Journal of Electrical and Electronics Engineering
    Volume4
    Issue number2
    Publication statusPublished - 2008

    Fingerprint

    Seed
    Fault detection
    Costs
    Testing
    System-on-chip

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Electronic, Optical and Magnetic Materials

    Cite this

    A fast seed selection technique for cost effective hybrid pattern generation. / Islam, Syed Zahidul; Ali, Mohd Alauddin Mohd.

    In: Australian Journal of Electrical and Electronics Engineering, Vol. 4, No. 2, 2008, p. 147-158.

    Research output: Contribution to journalArticle

    Islam, Syed Zahidul ; Ali, Mohd Alauddin Mohd. / A fast seed selection technique for cost effective hybrid pattern generation. In: Australian Journal of Electrical and Electronics Engineering. 2008 ; Vol. 4, No. 2. pp. 147-158.
    @article{09436624f0514543b9b252b0acd180bb,
    title = "A fast seed selection technique for cost effective hybrid pattern generation",
    abstract = "In this paper, a fast seed selection implementation procedure for LFSR based pseudo-random pattern generation in hybrid technique is described. This selection technique reduced the pseudo-random patterns to detect most of the easy-to-detectfaults. The stored patterns are then used to detect remaining hard-to-detect faults. Fast cost calculation methodology is used to determine the optimum ratio of pseudo-random and stored patterns in the hybrid technique. This process is able to execute fast 100{\%} fault detection with minimum test time for both VLSI chip and system-on-chip (SoC) testing. The fault simulation results using pseudo-random patterns with the fast seed selection technique showed significant number of test patterns reduction (>50{\%}) compared to reseeding technique. The stored patterns also detected the rest of the hard-to-detect faults with reduced number of patterns (<100). Fault simulation experiments both on pseudo-random and stored patterns in the hybrid technique also showed on the average better results than previous works (pseudo-random >40{\%} and deterministic >20{\%}).",
    author = "Islam, {Syed Zahidul} and Ali, {Mohd Alauddin Mohd}",
    year = "2008",
    language = "English",
    volume = "4",
    pages = "147--158",
    journal = "Australian Journal of Electrical and Electronics Engineering",
    issn = "1448-837X",
    publisher = "Institution of Engineers (Australia)",
    number = "2",

    }

    TY - JOUR

    T1 - A fast seed selection technique for cost effective hybrid pattern generation

    AU - Islam, Syed Zahidul

    AU - Ali, Mohd Alauddin Mohd

    PY - 2008

    Y1 - 2008

    N2 - In this paper, a fast seed selection implementation procedure for LFSR based pseudo-random pattern generation in hybrid technique is described. This selection technique reduced the pseudo-random patterns to detect most of the easy-to-detectfaults. The stored patterns are then used to detect remaining hard-to-detect faults. Fast cost calculation methodology is used to determine the optimum ratio of pseudo-random and stored patterns in the hybrid technique. This process is able to execute fast 100% fault detection with minimum test time for both VLSI chip and system-on-chip (SoC) testing. The fault simulation results using pseudo-random patterns with the fast seed selection technique showed significant number of test patterns reduction (>50%) compared to reseeding technique. The stored patterns also detected the rest of the hard-to-detect faults with reduced number of patterns (<100). Fault simulation experiments both on pseudo-random and stored patterns in the hybrid technique also showed on the average better results than previous works (pseudo-random >40% and deterministic >20%).

    AB - In this paper, a fast seed selection implementation procedure for LFSR based pseudo-random pattern generation in hybrid technique is described. This selection technique reduced the pseudo-random patterns to detect most of the easy-to-detectfaults. The stored patterns are then used to detect remaining hard-to-detect faults. Fast cost calculation methodology is used to determine the optimum ratio of pseudo-random and stored patterns in the hybrid technique. This process is able to execute fast 100% fault detection with minimum test time for both VLSI chip and system-on-chip (SoC) testing. The fault simulation results using pseudo-random patterns with the fast seed selection technique showed significant number of test patterns reduction (>50%) compared to reseeding technique. The stored patterns also detected the rest of the hard-to-detect faults with reduced number of patterns (<100). Fault simulation experiments both on pseudo-random and stored patterns in the hybrid technique also showed on the average better results than previous works (pseudo-random >40% and deterministic >20%).

    UR - http://www.scopus.com/inward/record.url?scp=46449110845&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=46449110845&partnerID=8YFLogxK

    M3 - Article

    VL - 4

    SP - 147

    EP - 158

    JO - Australian Journal of Electrical and Electronics Engineering

    JF - Australian Journal of Electrical and Electronics Engineering

    SN - 1448-837X

    IS - 2

    ER -