A 4.23-bit, 12.5 GS/s comparator for high speed flash ADC in BiCMOS technology

M. J Taghizadeh Marvast, M. A Mohd Ali

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)

    Abstract

    A 4.23-bit, high speed comparator for high-speed flash analog-to-digital converter and X-band applications that can work at a sampling rate of 12.5GS/s is presented in this paper. This fully differential comparator consists of three stages using a new structure to improve its performance. The offset voltage of the designed comparator has been reduced by means of an active positive feedback. The BiCMOS positive feedback and a new structure as output circuit are used to improve sampling rate and performance of comparator. The analyses and simulation results were obtained by using BiCMOS parameters. The comparator can operate with a 1 V peak-to-peak input range consuming 1.09 mW. The predicted performance is verified by analyses and simulations using HSPICE tool.

    Original languageEnglish
    Title of host publication2010 International Conference on Intelligent and Advanced Systems, ICIAS 2010
    DOIs
    Publication statusPublished - 2010
    Event2010 International Conference on Intelligent and Advanced Systems, ICIAS 2010 - Kuala Lumpur
    Duration: 15 Jun 201017 Jun 2010

    Other

    Other2010 International Conference on Intelligent and Advanced Systems, ICIAS 2010
    CityKuala Lumpur
    Period15/6/1017/6/10

    Fingerprint

    BiCMOS technology
    Sampling
    Feedback
    Digital to analog conversion
    Networks (circuits)
    Electric potential

    Keywords

    • Analog-to-digital converter (ADC)
    • Comparator
    • Flash
    • High speed
    • Preamplifier

    ASJC Scopus subject areas

    • Artificial Intelligence
    • Control and Systems Engineering

    Cite this

    Marvast, M. J. T., & Ali, M. A. M. (2010). A 4.23-bit, 12.5 GS/s comparator for high speed flash ADC in BiCMOS technology. In 2010 International Conference on Intelligent and Advanced Systems, ICIAS 2010 [5716229] https://doi.org/10.1109/ICIAS.2010.5716229

    A 4.23-bit, 12.5 GS/s comparator for high speed flash ADC in BiCMOS technology. / Marvast, M. J Taghizadeh; Ali, M. A Mohd.

    2010 International Conference on Intelligent and Advanced Systems, ICIAS 2010. 2010. 5716229.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Marvast, MJT & Ali, MAM 2010, A 4.23-bit, 12.5 GS/s comparator for high speed flash ADC in BiCMOS technology. in 2010 International Conference on Intelligent and Advanced Systems, ICIAS 2010., 5716229, 2010 International Conference on Intelligent and Advanced Systems, ICIAS 2010, Kuala Lumpur, 15/6/10. https://doi.org/10.1109/ICIAS.2010.5716229
    Marvast MJT, Ali MAM. A 4.23-bit, 12.5 GS/s comparator for high speed flash ADC in BiCMOS technology. In 2010 International Conference on Intelligent and Advanced Systems, ICIAS 2010. 2010. 5716229 https://doi.org/10.1109/ICIAS.2010.5716229
    Marvast, M. J Taghizadeh ; Ali, M. A Mohd. / A 4.23-bit, 12.5 GS/s comparator for high speed flash ADC in BiCMOS technology. 2010 International Conference on Intelligent and Advanced Systems, ICIAS 2010. 2010.
    @inproceedings{1fdb1d5bcad64f03bedc1366156fdb91,
    title = "A 4.23-bit, 12.5 GS/s comparator for high speed flash ADC in BiCMOS technology",
    abstract = "A 4.23-bit, high speed comparator for high-speed flash analog-to-digital converter and X-band applications that can work at a sampling rate of 12.5GS/s is presented in this paper. This fully differential comparator consists of three stages using a new structure to improve its performance. The offset voltage of the designed comparator has been reduced by means of an active positive feedback. The BiCMOS positive feedback and a new structure as output circuit are used to improve sampling rate and performance of comparator. The analyses and simulation results were obtained by using BiCMOS parameters. The comparator can operate with a 1 V peak-to-peak input range consuming 1.09 mW. The predicted performance is verified by analyses and simulations using HSPICE tool.",
    keywords = "Analog-to-digital converter (ADC), Comparator, Flash, High speed, Preamplifier",
    author = "Marvast, {M. J Taghizadeh} and Ali, {M. A Mohd}",
    year = "2010",
    doi = "10.1109/ICIAS.2010.5716229",
    language = "English",
    isbn = "9781424466238",
    booktitle = "2010 International Conference on Intelligent and Advanced Systems, ICIAS 2010",

    }

    TY - GEN

    T1 - A 4.23-bit, 12.5 GS/s comparator for high speed flash ADC in BiCMOS technology

    AU - Marvast, M. J Taghizadeh

    AU - Ali, M. A Mohd

    PY - 2010

    Y1 - 2010

    N2 - A 4.23-bit, high speed comparator for high-speed flash analog-to-digital converter and X-band applications that can work at a sampling rate of 12.5GS/s is presented in this paper. This fully differential comparator consists of three stages using a new structure to improve its performance. The offset voltage of the designed comparator has been reduced by means of an active positive feedback. The BiCMOS positive feedback and a new structure as output circuit are used to improve sampling rate and performance of comparator. The analyses and simulation results were obtained by using BiCMOS parameters. The comparator can operate with a 1 V peak-to-peak input range consuming 1.09 mW. The predicted performance is verified by analyses and simulations using HSPICE tool.

    AB - A 4.23-bit, high speed comparator for high-speed flash analog-to-digital converter and X-band applications that can work at a sampling rate of 12.5GS/s is presented in this paper. This fully differential comparator consists of three stages using a new structure to improve its performance. The offset voltage of the designed comparator has been reduced by means of an active positive feedback. The BiCMOS positive feedback and a new structure as output circuit are used to improve sampling rate and performance of comparator. The analyses and simulation results were obtained by using BiCMOS parameters. The comparator can operate with a 1 V peak-to-peak input range consuming 1.09 mW. The predicted performance is verified by analyses and simulations using HSPICE tool.

    KW - Analog-to-digital converter (ADC)

    KW - Comparator

    KW - Flash

    KW - High speed

    KW - Preamplifier

    UR - http://www.scopus.com/inward/record.url?scp=79952741775&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=79952741775&partnerID=8YFLogxK

    U2 - 10.1109/ICIAS.2010.5716229

    DO - 10.1109/ICIAS.2010.5716229

    M3 - Conference contribution

    SN - 9781424466238

    BT - 2010 International Conference on Intelligent and Advanced Systems, ICIAS 2010

    ER -