A 4.1-bit, 20 GS/s comparator for high speed flash ADC in 45 nm CMOS technology

M. J. Taghizadeh, Marvast H. Sanusi, M. A Mohd Ali

    Research output: Contribution to journalArticle

    2 Citations (Scopus)

    Abstract

    A 4.1-bit, high speed comparator for high-speed flash analog-to-digital converter and K-band applications that can work at a sampling rate of 20GS/s is presented in this paper. This fully differential comparator consists of three stages using a new structure to improve its performance. The offset voltage of the designed comparator has been reduced by means of an active positive feedback. The CMOS positive feedback and a new structure as output circuit are used to improve sampling rate and performance of comparator. The analyses and simulation results were obtained by using CMOS parameters. The comparator can operate with a 1 V peak to peak input range consuming 0.561 mW. The predicted performance is verified by analyses and simulations using HSPICE tool.

    Original languageEnglish
    Pages (from-to)73-76
    Number of pages4
    JournalInformacije MIDEM
    Volume42
    Issue number1
    Publication statusPublished - 2012

    Fingerprint

    Sampling
    Feedback
    Digital to analog conversion
    Networks (circuits)
    Electric potential

    Keywords

    • Analog -to- Digital converter
    • Comparator
    • Preamplifier

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Electronic, Optical and Magnetic Materials

    Cite this

    Taghizadeh, M. J., Sanusi, M. H., & Ali, M. A. M. (2012). A 4.1-bit, 20 GS/s comparator for high speed flash ADC in 45 nm CMOS technology. Informacije MIDEM, 42(1), 73-76.

    A 4.1-bit, 20 GS/s comparator for high speed flash ADC in 45 nm CMOS technology. / Taghizadeh, M. J.; Sanusi, Marvast H.; Ali, M. A Mohd.

    In: Informacije MIDEM, Vol. 42, No. 1, 2012, p. 73-76.

    Research output: Contribution to journalArticle

    Taghizadeh, MJ, Sanusi, MH & Ali, MAM 2012, 'A 4.1-bit, 20 GS/s comparator for high speed flash ADC in 45 nm CMOS technology', Informacije MIDEM, vol. 42, no. 1, pp. 73-76.
    Taghizadeh, M. J. ; Sanusi, Marvast H. ; Ali, M. A Mohd. / A 4.1-bit, 20 GS/s comparator for high speed flash ADC in 45 nm CMOS technology. In: Informacije MIDEM. 2012 ; Vol. 42, No. 1. pp. 73-76.
    @article{13d1695c4bd64651a1899cddbc8dc8d8,
    title = "A 4.1-bit, 20 GS/s comparator for high speed flash ADC in 45 nm CMOS technology",
    abstract = "A 4.1-bit, high speed comparator for high-speed flash analog-to-digital converter and K-band applications that can work at a sampling rate of 20GS/s is presented in this paper. This fully differential comparator consists of three stages using a new structure to improve its performance. The offset voltage of the designed comparator has been reduced by means of an active positive feedback. The CMOS positive feedback and a new structure as output circuit are used to improve sampling rate and performance of comparator. The analyses and simulation results were obtained by using CMOS parameters. The comparator can operate with a 1 V peak to peak input range consuming 0.561 mW. The predicted performance is verified by analyses and simulations using HSPICE tool.",
    keywords = "Analog -to- Digital converter, Comparator, Preamplifier",
    author = "Taghizadeh, {M. J.} and Sanusi, {Marvast H.} and Ali, {M. A Mohd}",
    year = "2012",
    language = "English",
    volume = "42",
    pages = "73--76",
    journal = "Informacije MIDEM",
    issn = "0352-9045",
    publisher = "Society for Microelectronics, Electric Components and Materials",
    number = "1",

    }

    TY - JOUR

    T1 - A 4.1-bit, 20 GS/s comparator for high speed flash ADC in 45 nm CMOS technology

    AU - Taghizadeh, M. J.

    AU - Sanusi, Marvast H.

    AU - Ali, M. A Mohd

    PY - 2012

    Y1 - 2012

    N2 - A 4.1-bit, high speed comparator for high-speed flash analog-to-digital converter and K-band applications that can work at a sampling rate of 20GS/s is presented in this paper. This fully differential comparator consists of three stages using a new structure to improve its performance. The offset voltage of the designed comparator has been reduced by means of an active positive feedback. The CMOS positive feedback and a new structure as output circuit are used to improve sampling rate and performance of comparator. The analyses and simulation results were obtained by using CMOS parameters. The comparator can operate with a 1 V peak to peak input range consuming 0.561 mW. The predicted performance is verified by analyses and simulations using HSPICE tool.

    AB - A 4.1-bit, high speed comparator for high-speed flash analog-to-digital converter and K-band applications that can work at a sampling rate of 20GS/s is presented in this paper. This fully differential comparator consists of three stages using a new structure to improve its performance. The offset voltage of the designed comparator has been reduced by means of an active positive feedback. The CMOS positive feedback and a new structure as output circuit are used to improve sampling rate and performance of comparator. The analyses and simulation results were obtained by using CMOS parameters. The comparator can operate with a 1 V peak to peak input range consuming 0.561 mW. The predicted performance is verified by analyses and simulations using HSPICE tool.

    KW - Analog -to- Digital converter

    KW - Comparator

    KW - Preamplifier

    UR - http://www.scopus.com/inward/record.url?scp=84863575459&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84863575459&partnerID=8YFLogxK

    M3 - Article

    VL - 42

    SP - 73

    EP - 76

    JO - Informacije MIDEM

    JF - Informacije MIDEM

    SN - 0352-9045

    IS - 1

    ER -