4bit,6.5GHz flash ADC for high speed application in 130nm

M. J. Marvast Taghizadeh, M. A. Mohd Ali, Hilmi Sanusi

Research output: Contribution to journalArticle

Abstract

A 6.5-GS/s4-bit flash ADC for high speed and ultra wide band application is designed in130 nanometer CMOS process. Several techniques are used to improve performance of flash ADC. High-speed ADC needs a fast comparator, a high-speed encoder, and a suitable reference ladder. Anew comparator used to improve sampling rate of flash ADC. This fully differential comparator consists of three stages using a new structure (domino CMOS logic) to improve its performance. In this paper, used of ballast capacitance to reduce reference voltage deviation at each tap and its effective technique to reduce thermal noise in ladder network. Moreover, the ADC also achieves lower power consumption compared to the earlier design. The flash ADC is able to operate with2V peak-topeak input ranges and consume design. The flash ADC is able to operate with2V peak-to-peak input ranges and consume only19.83mW. The measured ENOB is 5.42Bits at 6.5GS/s with a 2.2GHz sine wave input signal. The predicted performance is verified by analyses and simulations using HSPICE tool.

Original languageEnglish
Pages (from-to)99-106
Number of pages8
JournalAustralian Journal of Basic and Applied Sciences
Volume5
Issue number10
Publication statusPublished - Oct 2011

Fingerprint

Ladder networks
Thermal noise
Ladders
Electric power utilization
Capacitance
Sampling
Electric potential

Keywords

  • Analog-to-digital converter
  • Comparator
  • Decoder
  • High speed
  • Low power
  • Preamplifier

ASJC Scopus subject areas

  • General

Cite this

4bit,6.5GHz flash ADC for high speed application in 130nm. / Marvast Taghizadeh, M. J.; Mohd Ali, M. A.; Sanusi, Hilmi.

In: Australian Journal of Basic and Applied Sciences, Vol. 5, No. 10, 10.2011, p. 99-106.

Research output: Contribution to journalArticle

Marvast Taghizadeh, M. J. ; Mohd Ali, M. A. ; Sanusi, Hilmi. / 4bit,6.5GHz flash ADC for high speed application in 130nm. In: Australian Journal of Basic and Applied Sciences. 2011 ; Vol. 5, No. 10. pp. 99-106.
@article{be0c6d7af22846b98a9c96048578c8d3,
title = "4bit,6.5GHz flash ADC for high speed application in 130nm",
abstract = "A 6.5-GS/s4-bit flash ADC for high speed and ultra wide band application is designed in130 nanometer CMOS process. Several techniques are used to improve performance of flash ADC. High-speed ADC needs a fast comparator, a high-speed encoder, and a suitable reference ladder. Anew comparator used to improve sampling rate of flash ADC. This fully differential comparator consists of three stages using a new structure (domino CMOS logic) to improve its performance. In this paper, used of ballast capacitance to reduce reference voltage deviation at each tap and its effective technique to reduce thermal noise in ladder network. Moreover, the ADC also achieves lower power consumption compared to the earlier design. The flash ADC is able to operate with2V peak-topeak input ranges and consume design. The flash ADC is able to operate with2V peak-to-peak input ranges and consume only19.83mW. The measured ENOB is 5.42Bits at 6.5GS/s with a 2.2GHz sine wave input signal. The predicted performance is verified by analyses and simulations using HSPICE tool.",
keywords = "Analog-to-digital converter, Comparator, Decoder, High speed, Low power, Preamplifier",
author = "{Marvast Taghizadeh}, {M. J.} and {Mohd Ali}, {M. A.} and Hilmi Sanusi",
year = "2011",
month = "10",
language = "English",
volume = "5",
pages = "99--106",
journal = "Australian Journal of Basic and Applied Sciences",
issn = "1991-8178",
publisher = "INSInet Publications",
number = "10",

}

TY - JOUR

T1 - 4bit,6.5GHz flash ADC for high speed application in 130nm

AU - Marvast Taghizadeh, M. J.

AU - Mohd Ali, M. A.

AU - Sanusi, Hilmi

PY - 2011/10

Y1 - 2011/10

N2 - A 6.5-GS/s4-bit flash ADC for high speed and ultra wide band application is designed in130 nanometer CMOS process. Several techniques are used to improve performance of flash ADC. High-speed ADC needs a fast comparator, a high-speed encoder, and a suitable reference ladder. Anew comparator used to improve sampling rate of flash ADC. This fully differential comparator consists of three stages using a new structure (domino CMOS logic) to improve its performance. In this paper, used of ballast capacitance to reduce reference voltage deviation at each tap and its effective technique to reduce thermal noise in ladder network. Moreover, the ADC also achieves lower power consumption compared to the earlier design. The flash ADC is able to operate with2V peak-topeak input ranges and consume design. The flash ADC is able to operate with2V peak-to-peak input ranges and consume only19.83mW. The measured ENOB is 5.42Bits at 6.5GS/s with a 2.2GHz sine wave input signal. The predicted performance is verified by analyses and simulations using HSPICE tool.

AB - A 6.5-GS/s4-bit flash ADC for high speed and ultra wide band application is designed in130 nanometer CMOS process. Several techniques are used to improve performance of flash ADC. High-speed ADC needs a fast comparator, a high-speed encoder, and a suitable reference ladder. Anew comparator used to improve sampling rate of flash ADC. This fully differential comparator consists of three stages using a new structure (domino CMOS logic) to improve its performance. In this paper, used of ballast capacitance to reduce reference voltage deviation at each tap and its effective technique to reduce thermal noise in ladder network. Moreover, the ADC also achieves lower power consumption compared to the earlier design. The flash ADC is able to operate with2V peak-topeak input ranges and consume design. The flash ADC is able to operate with2V peak-to-peak input ranges and consume only19.83mW. The measured ENOB is 5.42Bits at 6.5GS/s with a 2.2GHz sine wave input signal. The predicted performance is verified by analyses and simulations using HSPICE tool.

KW - Analog-to-digital converter

KW - Comparator

KW - Decoder

KW - High speed

KW - Low power

KW - Preamplifier

UR - http://www.scopus.com/inward/record.url?scp=80155188082&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80155188082&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:80155188082

VL - 5

SP - 99

EP - 106

JO - Australian Journal of Basic and Applied Sciences

JF - Australian Journal of Basic and Applied Sciences

SN - 1991-8178

IS - 10

ER -